




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

|  |  |   |   |
|--|--|---|---|
| (51) International Patent Classification <sup>4</sup> :<br><br>H01L 23/48                                    |  | A1  | (11) International Publication Number: WO 86/01640<br><br>(43) International Publication Date: 13 March 1986 (13.03.86) |
| (21) International Application Number: PCT/US85/01292  | (22) International Filing Date: 3 July 1985 (03.07.85)   | (81) Designated States: AT (European patent), BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, LU (European patent), NL (European patent), SE (European patent). |   |
| (31) Priority Application Number: 644,459  | (32) Priority Date: 27 August 1984 (27.08.84)  |   |   |
| (33) Priority Country: US  |  | Published   | <i>With international search report.</i>  |
| (71) Applicant: AMERICAN TELEPHONE & TELEGRAPH COMPANY [US/US]; 550 Madison Avenue, New York, NY 10022 (US). | (72) Inventors: DEAN, Robert, Earl ; 47 Valley View Road, High Bridge, NJ 08829 (US). STAROV, Vladimir ; 32 Brook Street, Berkeley Heights, NJ 07922 (US). |   |   |
| (74) Agents: HIRSCH, A., E., Jr. et al.; Post Office Box 901, Princeton, NJ 08540 (US).                      |  |   |   |

(54) Title: DIFFUSION BARRIER LAYER FOR INTEGRATED-CIRCUIT DEVICES



## (57) Abstract

Titanium carbonitride has been discovered to be an effective diffusion barrier material for use in metallization structure for MOS integrated-circuit devices. A layer of the material (24) deposited under aluminum (22) prevents deleterious aluminum-silicon or aluminum-silicide interactions.

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

|    |                              |    |  |    |                          |
|----|------------------------------|----|--|----|--------------------------|
| AT | Austria                      | GA | Gabon                                    | MR | Mauritania               |
| AU | Australia                    | GB | United Kingdom                           | MW | Malawi                   |
| BB | Barbados                     | HU | Hungary                                  | NL | Netherlands              |
| BE | Belgium                      | IT | Italy                                    | NO | Norway                   |
| BG | Bulgaria                     | JP | Japan                                    | RO | Romania                  |
| BR | Brazil                       | KP | Democratic People's Republic<br>of Korea | SD | Sudan                    |
| CF | Central African Republic     | KR | Republic of Korea                        | SE | Sweden                   |
| CG | Congo                        | LI | Liechtenstein                            | SN | Senegal                  |
| CH | Switzerland                  | LK | Sri Lanka                                | SU | Soviet Union             |
| CM | Cameroon                     | LU | Luxembourg                               | TD | Chad                     |
| DE | Germany, Federal Republic of | MC | Monaco                                   | TG | Togo                     |
| DK | Denmark                      | MG | Madagascar                               | US | United States of America |
| FI | Finland                      | ML | Mali                                     |    |                          |
| FR | France                       |    |  |    |                          |

- 1 -

## DIFFUSION BARRIER LAYER FOR INTEGRATED-CIRCUIT DEVICES

### Background of the Invention

5        This invention relates to integrated-circuit devices and, more particularly, to metallization structures used in devices of the metal-oxide-semiconductor (MOS) type.

10      In some metallization structures for MOS devices, it is known to utilize a diffusion barrier to prevent certain deleterious effects in the devices. Thus, for example, it is known to interpose a diffusion barrier between silicon (or a silicide) and an overlying aluminum layer to prevent silicon-aluminum or silicide-aluminum interactions. In that way, the likelihood is minimized that the metallization will cause harmful effects such as penetration and shorting of shallow junctions included in the devices.

15      Heretofore, as described in Journal of Applied Physics, Vol. 54, No. 6, June 1983, pp. 3195-3199, and Applied Physics Letters, Vol. 36, No. 6, March 15, 1980, pp. 456-458, materials such as titanium nitride or titanium carbide have been proposed for forming the aforementioned diffusion barrier layers in MOS devices. In practice, 20 however, these materials have often been observed to exhibit characteristics such as cracking, peeling and poor step coverage which dictate against their inclusion in high-quality devices. Thus, a need exists for improved barrier layers.

### Summary of the Invention

25      In accordance with this invention, an improved diffusion barrier layer is provided comprising titanium carbonitride. By way of example, the layer is formed in a chemical-vapor-deposition (CVD) process. Titanium carbonitride layers formed in this way exhibit excellent barrier properties and, moreover, are characterized by low stress, conformal step coverage and relatively low

- 2 -

resistivity.

Brief Description of the Drawing

The single-figure drawing, shows, in cross-section, a portion of an illustrative MOS integrated-circuit device embodying the present invention.

Detailed Description

The portion of a semiconductor device shown in the drawing comprises a silicon body 10 including a p-type silicon region 12 having a standard n<sup>+</sup>-type source or drain region 14 formed therein. In some devices, the depth d of the p-n<sup>+</sup> junction is only about 1000-to-3000 Angstrom units ( $\text{\AA}$ ) below the surface of the body 10.

By way of example, a layer 16 of a standard refractory metal silicide is included on the body 10 overlying the source or drain region 14. Illustratively, the layer 16 is approximately 800-to-1000  $\text{\AA}$  thick and comprises cobalt silicide, tantalum silicide, titanium silicide, platinum silicide, palladium silicide, molybdenum silicide, or tungsten silicide. The use of such a silicide on silicon to achieve high-conductivity contacts and interconnects in MOS devices is well known.

Also shown is a conventional patterned dielectric layer of phosphorus-doped silicon dioxide comprising regions 18 and 20 each about 10,000  $\text{\AA}$  thick. High-conductivity contacts and interconnects are intended to be made through openings formed in the dielectric layer. In that way, electrical connections can be made to the source or drain region 14 and to other portions (not shown) of the device.

An electrical connection is made to the source or drain region 14 by a metallization structure that includes a patterned layer 22 that comprises a standard conductive material such as aluminum about 0.7-to-1 micrometer ( $\mu\text{m}$ ) thick. Interposed between the aluminum layer 22 and the silicide layer 16 is a diffusion barrier layer 24 made in accordance with the present invention.

- 3 -

Advantageously, the barrier layer 24 comprises titanium carbonitride that is formed, for example, in a chemical-vapor-deposition (CVD) step as described below. Illustratively, the layer 24 is approximately 1000 Å 5 thick. Such a layer constitutes an effective barrier that prevents or substantially reduces silicon-aluminum and silicide-aluminum interactions in the depicted MOS device.

The titanium carbonitride layer 24 comprises a thermally stable, low-resistance material that is not 10 harmfully affected by the relatively high temperatures and other processing conditions typically encountered in a conventional MOS device fabrication sequence. Moreover, the material exhibits good step coverage over underlying layers and is etchable by the same standard processes 15 commonly employed to pattern aluminum.

The invention is useful in a variety of other structural arrangements.

Thus, for example, the layer 24 is also useful as a barrier in a structure in which the silicide layer 16 is 20 replaced with a layer of tungsten. Additionally, the layer 24 is useful as a barrier in a structure in which the titanium carbonitride layer 24 is deposited directly on the surface of the silicon body 10 to form a barrier between the body 10 and the aluminum layer 22.

25 A diffusion barrier to aluminum may also be desirable where the underlying semiconductor material to be contacted comprises a relatively thick doped polysilicon layer. The herein-described titanium carbonitride material constitutes an advantageous material for such a purpose.

30 Further, in a composite gate metallization structure comprising a silicide overlying doped polysilicon, a titanium carbonitride layer interposed between the silicide and the polysilicon is useful to prevent undesired diffusion of dopants from the polysilicon into the silicide 35 layer.

In some cases, it is advantageous to interpose a conductive adhesion promoter between the barrier layer 24

- 4 -

and the region underlying the layer 24. By way of example, such an adhesion promoter layer 25 is shown in the drawing between the barrier layer 24 and the underlying layer 16. Illustratively, a 100-Å-thick layer of deposited

5 titanium serves as an effective such adhesion promoter.

Illustratively, the starting material from which to form a titanium carbonitride layer comprises a known commercially available liquid designated  $Ti[N(CH_3)_2]_4$ . This liquid material, which is

10 available in sealed ampule form from, for example, Alpha Products, Morton Thiokol, Inc., Danvers, Massachusetts, exhibits a relatively low vapor pressure under ambient conditions.

15 Preferably, the titanium carbonitride layer is formed in a CVD process. A low-resistance diffusion barrier layer thus formed on an integrated-circuit device is characterized by low stress and conformal step coverage.

The first step in a preferred CVD process is to load at least 25 grams of the aforespecified starting 20 material into a container. By way of example, the surface area of the loaded material in the container should be at least about 50 square centimeters. Loading should be done in a controlled inert atmosphere (for example in a nitrogen or argon atmosphere) at room temperature with particular 25 emphasis on avoiding any oxygen or moisture contamination of the starting material.

The loaded container is then connected via a conventional high-conductance valve to the entrance side of a standard three-zone CVD reactor that contains integrated-30 circuit chips on which a titanium carbonitride layer is to be deposited. Illustratively, the temperature in the reactor ranges from about 325 degrees Celsius at its entrance side to approximately 375 degrees Celsius at the exit or pump-down side thereof. The pressure in the 35 reactor is established in the range of 40-to-100 milliTorr. A typical pumping speed is 150 cubic feet per minute.

- 5 -

Under these conditions, a titanium carbonitride layer forms on the chips in the reactor at a deposition rate of about 70-to-80 Å per minute. Effective barrier layers in the range of, for example, 1000-to-2000 Å are thus formed on the chips in a relatively short processing time.

5         A CVD-deposited layer of the type specified above may be designated  $TiC_xN_y$ . Analysis of such layers indicates that in many cases  $x$  and  $y$  are each equal to or approximately equal to 1. More generally, in such layers  $0.8 < x < 1.2$  and  $0.8 < y < 1.2$ .

10         Significantly, titanium carbonitride layers are patternable in the same step in which an overlying layer of aluminum is etched. Thus, for example, a standard boron trichloride and chlorine plasma utilized to carry out conventional anisotropic reactive ion (or sputter) etching 15 of aluminum is also effective to anisotropically etch the underlying titanium carbonitride layer.

16         Although the primary emphasis herein is on forming oxygen-free layers of titanium carbonitride, in some cases the unavoidable inclusion of some oxygen therein 20 is tolerable and may even be desirable. Layers of oxygen-containing titanium carbonitride generally exhibit a higher resistance than titanium carbonitride but do have effective diffusion barrier properties. Layers containing up to 25 atomic percent oxygen exhibit acceptable resistivity for 25 many device applications and therefore can be used.

- 6 -

Claims

1. An integrated-circuit device comprising first (22) and second (16) regions spaced apart from each other,  
5 CHARACTERIZED BY a diffusion barrier layer (24) comprising titanium, carbon and nitrogen interposed between said regions.
2. A device as in claim 1 wherein said barrier 10 layer comprises titanium carbonitride.
3. A device as in claim 2 wherein said first region comprises a layer of aluminum overlying said barrier layer.
4. A device as in claim 3 wherein said second 15 region comprises a layer of silicide.
5. A device as in claim 4 wherein said silicide is selected from the group consisting of cobalt silicide, tantalum silicide, titanium silicide, platinum silicide, palladium silicide, molybdenum silicide, and tungsten 20 silicide.
6. A device as in claim 3 wherein said second region comprises a layer of tungsten.
7. A device as in claim 3 wherein said second region comprises a silicon body (10) having a shallow 25 p-n<sup>+</sup> junction formed below the surface thereof.
8. A device as in claim 1 wherein said barrier layer comprises a CVD-deposited layer of titanium carbonitride.
9. A device as in claim 8 wherein said barrier 30 layer is 1000-to-2000 Å thick.
10. A device as in claim 1 wherein said barrier layer comprises partially oxidized titanium carbonitride.
11. A device as in claim 10 wherein said second region comprises a layer (25) of conductive adhesion 35 promoter directly underlying and in contact with said barrier layer.
12. A device as in claim 11 wherein said

- 7 -

adhesion promoter layer comprises titanium.

13. A method of making an integrated-circuit device of the type that includes first and second regions having a diffusion barrier layer interposed therebetween, 5 said method characterized by the steps of

forming on said second region by chemical vapor deposition a diffusion barrier layer that comprises titanium, carbon and nitrogen,

10 and then forming said first region overlying said barrier layer.

14. A method as in claim 13 wherein said barrier layer comprises titanium carbonitride.

15. A method as in claim 14 wherein said first region comprises a layer of aluminum.


15 16. A method as in claim 15 comprising the additional step of correspondingly patterning said aluminum and titanium carbonitride layers.

17. A method as in claim 16 wherein said aluminum and titanium carbonitride layers are sequentially 20 etched by the same etchant.

18. A method as in claim 17 wherein said etchant comprises a plasma derived from boron trichloride and chlorine.

19. A method as in claim 13 wherein said barrier 25 layer comprises partially oxidized titanium carbonitride.

1/1



# INTERNATIONAL SEARCH REPORT

International Application No. PCT/US 85/01292

## I. CLASSIFICATION OF SUBJECT MATTER (if several classification symbols apply, indicate all) \*

According to International Patent Classification (IPC) or to both National Classification and IPC

IPC<sup>4</sup>: H 01 L 23/48

## II. FIELDS SEARCHED

| Classification System 1   | Minimum Documentation Searched 2 |  |
|---|----------------------------------|--|
|   | Classification Symbols           |  |
| IPC <sup>4</sup>  | H 01 L                           |  |
| Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched * |                                  |  |

## III. DOCUMENTS CONSIDERED TO BE RELEVANT\*

| Category * | Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>   | Relevant to Claim No. <sup>13</sup> |
|------------|--|-------------------------------------|
| A          | IBM Technical Disclosure Bulletin, volume 25, nr. 12, May 1983, New York, (US)<br>C.Y. Ting: "New structure for contact metallurgy", pages 6398-6399<br>see page 6398, paragraph 2<br>--   | 1,3-5                               |
| A          | Journal of Applied Physics, volume 54, nr. 6, June 1983, New York, (US)<br>M. Eizenberg et al.: "Interaction of reatively sputtered titanium carbide thin films with Si, SiO <sub>2</sub> , Ti, TiSi <sub>2</sub> and Al", pages 3195-3199, see introduction<br>(cited in the application)<br>-- | 1,3-5                               |
| A          | US, A, 3906540 (B.E. HOLLINS, NAT. SEMICONDUCTOR) 16 September 1975, see claims 1-3  | 1,3-5                               |
|            | -----  |                                     |

- \* Special categories of cited documents: to
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step
- "Y" document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

## IV. CERTIFICATION

Date of the Actual Completion of the International Search

27th September 1985

Date of Mailing of this International Search Report

31 OCT 1985

International Searching Authority

EUROPEAN PATENT OFFICE

Signature of Authorized Officer

G.L.M. M. Ruysdenberg

ANNEX TO THE INTERNATIONAL SEARCH REPORT ON

---

INTERNATIONAL APPLICATION NO. PCT/US 85/01292 (SA 10187)

---

This Annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 14/10/85

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

---

| Patent document<br>cited in search<br>report | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|--|---------------------|----------------------------|---------------------|
| US-A- 3906540                                | 16/09/75            | None                       |                     |

---